APPLEBOX

Keyswitches and Keyboards at the Apple - Part 2



The next step was to enter the bytes with two strikes of a Button and that was immediatly translated to a Byte as input. The decoding was executed with the help of a diodematrix which caused the byte to be set by each buttonstrike. In both of this cases we talk about so called "hardware-decoded-keyboard", because the functions are wired with diodes and could not be changed (schemata B) and C)).

Such systems were very timeeating because all inputs and outputs were handled directly with machine-code in hex-code (based to the basic of the number 16 and these were represented with characters from 0 to 9 and A to F). Such systems didn't even have a Editor or a symbolic assemblerprogram ! the next picture after this textbloxk shows such a system with 6502 CPU and the Display was given also in Hex-code by hexadecimal LED-Display.



Now lets take a look at Section D) 2 pictures before. It displays 2 examples of a matrix..... the first splits the wires in a matrix 4 x 4 and you might be able to mount 16 pushbuttons..... the other matrix is 5 x 3 and it provides us only with the possibility to mount 15 pushbuttone and not displayed in the picture but explained by simple arithmetics would be a matrix of 2 x 6 and the matrix would only offer 12 points for mounting pushbuttons.... so with 8 wires representing 8 Bits a matrix of 4 x 4 offers best resolution..... probably you might waist some time thinking about why this phenomenon happens ??? A hint: i's got to do something with a greek man called Pytagoras and a thing he discovered....

But now back to the picture before and the section E) matrix-models used with decoderchips in the 70's to 80's use 8 x 8 lines resulting in 64 possible crossingpoints where a keybutton can be mounted..... and with a special trick there can be up to 255 key-codes generated.... "Stop !" you might say loud ... "how can that be that 64 buttons can resolve up to 255 items (or how can you make 255 siuations with only 64 buttons)? "

well lets examine the keys at the computer itself to discover the trick..... the very first time the trick was performed was when advancing from the Apple II to the II+ or II europlus. The key we talk about was the shift-key ! All keys had before at the older models only one code issued and one sign displayed and that old models only had uppercase characters ! By adding the ahift-key the computer became the ability to do the same as the kmost typewriting-machines by displaying upper case as well as lowercase....

so that one key doubled the amount of displayed and representable keys and characters.... it was done by just adding the amount of 64 bit to the true value of every key ! This was done by the encoderchip the detected each keypress in the matrix and treated some keys with very special "permissions" to be pressed "together with another key"! Teh monet we switched in the discusion from the basic 64 keys possible to be decoded with diodes and wires to instead be

to be pressed "together with aborter key" I ten monet we switched in the discussion from the basic 64 keys possible to be decoded with alodes and wires to instead be decoded by a matrix and a decoder chip is the very moment were we switched from "hardware-coded-keyboards" to "software-coded-keyboards". This happened in the years about 1979 to 1980 when a complete family of microproscessors were brought up to the market known as the 65XX-family and the 8051-family. These chips had some special features in those days (now that nothing realy upraising at all ...) but in those days it was amazing that these new chips did not onbly contain a CPU but also some small amount of ROM and RAm inside and a lot of lines outside as special "communication"-lines.... this permitted the chip to be programmed with a small program to act / react to incidents happening at the communication-lines and the lines were used to act as a matrix and the program permitted special treatment / reaction to the hit of special selected connections....

- and violá ! the encoder-chip was born....

the rest is rather simple ... after the schift.key was "invented" soon at apple the "open-apple" and "closed apple" key were invented at the apple computers while in the Commodore-world and at IBM the Ctrl-key and Alt-key instead took place. This enabled the programmers to make a giant leap in programming special functions to ebable software to do a lot of things with double keystroke instead of long lasting commandchains... you could call it a kind of "instant-driving a program with special-key-commands" at the Apple the program Appleworks was one of the very first programs with such

enhancements that was the birth of the so called "command-key-charts" often printed on a carton and covered with plastic put on top of the keyboard untill the user knew the commands by mind without the charts.... the "losers" in those days were the guys that just copied the disk and forgot to also xerox the commandcharts because they never used the programs full features and

power.... and the biggest losers were those guys that just copied the disk and forgot to also zerox the commandcharts because in the most help-files there was also some documentation on the "special-key-commands" so a lot of games never had been played with joy but rather more stoking around the keyboard to find out how to just even get the game running and how to move around at all.....

if you ever get in such a situation the firstaid is allways to hunt for documentation and for the help-files ... it will save a lot of painfull struggles at the keyboard....

but now back to the topic itself another common thing in those days was the fact that a lot of computers sold in foreign countries had been equipped with a Char-ROM that contained a "national" (say better foreign "local") Character-set. This was a nice thing ... but there was one big disadvantage : A lot of companies were to lazy to translate their programs developed for the U.S. Market to another language - so a very large amount of programs requested to run with

A lot of companies were to lazy to translate their programs developed for the U.S. Market to another language - so a very large amount of programs requested to run with U.S. Character-set.... so one of the most common modifications at the Apple computers was replacing the Character ROM with a larger Chip and a wire leading to a switch to permit switching between the two Character-sets : the local one and the U.S. version..... nearly the half of all Applecomputers (including the original ones and the clones) had such a switch somewhere - you would only have within the USA a chance to find computers without such a switch.... It's a often performed mistake to think this to be a task related to the decoder chip It's NOT ! This is only related to the Character ROM !

But back to the encoderchips: with upgrowing needs (in other words: with growing amount of sold computers) the chip-companies like AMI, Intel National semiconductor and others started to make own special decoderchips and "public" decoderchips.....

So whats the difference ? The public decoder-chips could be bought by any customer at any electronic-shop or it could be at least ordered from the catalog and these chips had a documentation within the catalogs of the chip-suppliers and a related "datasheet" that uncovered the decoding itself by long lists of bytes being emitted when striking a defined key ... the so called "truth-tables".... this kind of decoders where used also by companies that built different keyboards for different computers and different computer models.....

The opposite to this were the so calles "custom-chips" - this special decoders were made on the demand of companies making a large amount of same keyboards.... the went up to the chip-company and asked them to make a series of some say 10.000 chips with a decoder program only known by the company itself and the code and the documantation was given back to the keyboards-making-company and these chips were never sold in public or documented in public.... this is true for quite a lot of keyboards from cherry and a lot of keyboards made in Taiwan in the late '78 to '85 made for clones.... most of this kind of chips have stange marks like TK-10 or something like that and usually they don't even have a real company Logo.

But you should not condemn them all together.... some of these keyboards were sold for a lot of bucks and the programmers in those days loved some of them... just for example the so callesd "Apple keyboard commander" : these keyboards had a special feature - a "function"-key that permitted "rapid" programing ... instead of typing the entire command "for " you just stroke once while pressing the "function"-key the f-key and the entire sequence of letters apeared at the prompt and the cursor was positioned right one empty space after "for "... just waiting for you to only enter the linenumber and then to continue entering program-code... each letter when used with the function-key was representing an entire command.... and that saved a lot of typing at the times of the Apple II+! Several keyboards from clones had that feature too...... in most cases you could identify these kind of keyboards by the fact that the caps on the keys also had on the front side written very small the commands related to the very key.....



general description

The MM5740 MOS/LSI keyboard encoder is a complete keyboard interface system capable of encoding 90 single pole single throw switch closures into a usable 9-bit code. It is organized as a bit paired system and is capable of N key or two key rollover. The MM5740 is fabricated with silicon gate technology and provides for direct TTL/DTL compatibility on Data and Strobe outputs without the use of any special interface components.

features

- TRI-STATE® data outputs directly compati-ble with TTL/DTL or MOS logic
- Function inputs directly compatible with TTL/ DTL logic

- Only one TTL level clock required
- N key/two key rollover (mask programmable)
- 90 key-quad mode capability
- One character data storage
- Repeat function (selectable)
- Shift lock with indicator capability
- Key bounce masking by single external capacitor
- Level or pulse data strobe output
- Data strobe pulse width control



3 von 33





APPLEBOX



Note 1: 3	code assion	ment charts are reo	uired for each ke	vboard encoder	pattern. Fill in	a "1" or "0" in	each output box	
(81 thru B	g). Indicate	page number.	10 10 10 10		1		and the second second	10
Note 2: T Note 3: Wi	he matrix is rite in 10 one	s 9 "X" locations l e's, 10 two's, etc. in	successive X add	ions. ess locations up	to 9. This will fi	II 3 charts. The f	irst page will have	10
address ma	trix location	1,1; 1,2: 1,3 1,10	; 2,1; 2,2 2,10;	3,1, etc. up to 3	10. Page 2 has 4	1,1 to 6,10. Page	3 has 7,1 to 9,10.	
tive true lo	gic. VOH =	"0"; V _{OL} = "1."	atrix location wi	i cause the appr	opriate on patter	rn to appear at tr	ie output in nega-	
Note 5: Se	ee applicatio	in note AN-80 for e	oding example.					
								1. C. 1.
		8. S						
						8		1 B
								No. 19
_				10.7				the second s
	_			10.7		- A		
		1.1		2			- 10 S	- 0
					DE ACCIONA	AENT CHAR	Te	
		WIN OF	IOAAE, MIND	HUMAP CO	DE ASSIGNA	ALIAT CHAN	15	
	MATRIX ADDRESS	COMMON	UNSHIFT	SHIFT	CONTROL	CONTROL	CHARACTER	
	X Y	B1 82 B3 B4 B9	B ₅ B ₆ B ₇ B ₈	B5 B6 B7 88	B5 B6 B7 B8	85 86 87 8g	US S C	SC .
	1 2	0 0 1 0 0	t t 0 1	1 1 0 1	1 1 0 1	1 1 0 1	4 4 4	4
	1 3	1 0 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	5 5 5	5
	1 5	0 1 0 0 0	1 1 0 1	1 1 0 1	1 1 0 1	1 1. 0 1	2 2 2	2
	1 6	1 1 0 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	3 3 3	3
	1 8	0 1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	6 6 6	6
	1 9	1 0 0 1 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 Q	0 0 9 7 7 7	2
	2 1	0 0 1 1 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	FF FF FT	tt
	2 2 2 2 3	1 0 1 1 1 0 0 1 1 0	0 0 0 1	0 0 0 1 1 0 0 1	1 0 0 1	0 0 0 T	FS FS FS	CH FS
	2 4	1 0 1 1 0	1 0 0 0	1 0 0 0	1 0 0 0	1 0 0 0	GS GS GS	GS
	2 5	0 1 1 1 0	0 0 0 1	0 0 0 1	0 0 0 1	n a 0 1	SO SO SO	50
	2 7	6 0 0 0 1	0 1 0 1	0 1 0 1	0 1 0 1	0 1 0 1	SP SP SP	SP HT
	2 9	0 0 0 1 1	0 0 0 1	0 10 0 1	0 0 0 1	0 0 0 1	9S 8S 85	85
	2 10	1 0 1 1 1	0 1 0 0	1 1 0 1	0 1 0 0	1 1 0 1	3 5 0	- P
	3 2	0 1 0 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	LF LF LF	LF
	3 3	1 1 1 1 1	1 1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	DEL DEL DEL	DEL
	3 5	1 1 0 1 0	1 1 0 1	0 1 0 0	1 1 0 1	0 1 0 0		
	3 7	1 1 1 1 0	0 1 0 1	1 1 0 0	0 1 0 1	1 1 0 0	1	
	3 8	0 0 0 0 0	1 0 1 0 0 0 1 1	0 0 1 0	0 0 0 0	0 0 0 0	P P OLE 0 0 SI	51
	3 10	0 1 0 1 1	1 1 0 0	0 1 0 1	1 1 0 0	0 1 0 1	3 - F	
			8					
	ADDRESS	COMMON	UNSHIFT	SHIFT	CONTROL	SHIFT	CHARACTER	
	X Y	B1 B2 B3 B4 B9	85 85 87 8g	85 86 87 83	86 86 87 89	85 88 87 88	US S C	sc
	4 2	1 0 0 1 0	0 0 1 1	0 0 1 1	0 0 0 0	0 0 0 0	1 1 HT	HT
		1 1 1 1 1	0 0 1 1	1 0 1 0	0 0 0 0	1 0 0 1	0 SI K 1 VT	US
	4 3	1 1 0 1 0	0 0 1 0		0 0 0 0	1 0 0 1	L FF	FS
	4 3 4 4 4 5	1 1 0 1 0 0 0 1 1 0	0 0 1 1	1 0 1 0				
	4 3 4 4 4 5 4 6 4 7	1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 1 1 0 0 1 1 1 1 1 1 1 1	0 0 1 1 0 1 0 1 0 1 0 0	1 0 1 0 1 1 0 0 1 1 0 1	0 1 0 1	1 1 0 0 1 1 0 1	1 5 1	
	4 3 4 4 4 5 4 6 4 7 4 8	1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	0 0 1 1 0 1 0 1 1 0 1 0 0 0 0 0 1 0 0 0 0 1 1 1	1 0 1 0 1 1 0 0 0 1 1 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 0 0 0 0 0	1 1 0 0 1 1 0 1 0 0 0 0	L I FF	FF
	4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 10	1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 3 1 0 0 1 1 0 1 1 0 1 1 0 0 0 1 1 0 0 1 0	0 0 1 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 0 1 0 1	1 0 1 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 0 1 0 0 1 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0	0 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 1 1 1 0 1	1 1 0 0 1 1 0 1 0 2 0 0 0 3 0 1 0 3 0 1 0 3 0 0	L L FF K K VT 8 1 3	
	4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 9 4 10 5 1	1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 3 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 0 0 0 0 1 0	0 0 1 1 0 1 0 1 1 0 1 0 1 0 0 0 1 1 0 0 0 1 1 0 1 0 1 1 0 1 1 0 1 1 1 0 0 1 1 1 0 0 1 1	1 0 1 0 1 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 1 0 1 1 0 1 0 1 1	0 1 0 1 0 1 6 9 0 0 0 0 0 0 0 1 1 1 0 1 1 1 0 0	1 1 0 0 4 5 6 1 0 3 0 0 0 3 0 1 0 3 0 1 0 1 0 0 0 1 0 1	L L FF K K VT B 1 3 G & ö	FF VT G &
	4 3 4 4 6 5 4 5 4 7 4 8 4 9 4 10 5 1 5 1 5 2 5 3	1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 0 1 1 0 1 1 0 0 0 0 7 0 0 1 1 0 0 0 1 0 1 0 0 7 0 0 1 0 1 0 0 1 1 0 0 1 0 1 0 0 1 0 0 1 0	0 0 1 1 0 1 0 3 0 1 0 0 0 0 1 1 0 0 1 1 0 0 1 0 1 1 0 1 3 0 1 0 1 0 1 0 1 0 1 0	I O I O I I G I I I I O I I I O I I I O O I I I O O I O I I O I O I I O I O I I O I O I I O I I I I O I I I	0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1	1 1 0 0 1 1 0 1 1 0 2 0 0 0 0 3 0 1 1 0 3 0 1 1 0 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1	L L FF K K VT B I S G & Å U U NAK Y Y EM	EF VT 6 3 NAX: EM
	4 3 4 4 4 5 4 7 4 9 4 10 5 1 5 2 5 3 5 4	1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 1 0 0	0 0 1 1 0 1 0 3 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 0 0 1 0 1	1 0 1 0 1 1 0 0 1 1 0 1 0 0 1 7 0 0 1 0 0 1 0 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0	0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1	1 1 0 0 3 1 0 1 0 0 0 0 0 3 0 1 0 0 0 1 0 3 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 0 1	L L FF K K VT 8 1 3 G & 3 G & 3 U U NAK V Y EM J J L P	65 65 0.VT 6 8 8 NAX 6 M 6 8 8 8
	4 3 4 4 4 5 4 8 4 9 4 10 5 1 5 2 5 3 5 4 5 5 5 6	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 1 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0	1 0 1 0 1 0 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 1 0 1 0 1 0 1 1	0 1 0 1 0 1 6 0 0 0 0 0 0 1 1 1 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 0 1 1 0 0 0 1 1	1 1 0 0 3 1 0 1 0 2 0 0 0 3 0 1 0 0 0 0 1 0 1 0 0 1 1 0 0 1 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 1 1	L L FF K K VT B I S G & 6 U U NAK V Y EM J J LF H H 85 M J CR	FF VT (& NAX ÉM LF 85 GS
	4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 10 5 1 5 2 5 3 5 4 5 3 5 4 5 5 6 5 7 c 7	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 1 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 1 0 1 1 0 1 1 0 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0	1 0 1 0 1 7 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 0 1 0 1 1 1 0 1 1	0 0 1 0 1 0 0 0 0 0 0 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1	1 1 0 0 4 1 0 1 0 0 0 1 0 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	L t FF K K VT B + 3 G & 6 U U NAK Y Y EM J J LF H H BS M J CR N A SP	FF VT i å NAX i
	4 3 4 4 4 5 4 5 4 7 4 8 4 7 4 8 4 10 5 1 5 2 5 3 5 3 5 3 5 6 5 6 5 6 5 7 8 5 8 5 9	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 1 1 0 1 0 1 0 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 1 1 1 0 1 1 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 3 0 0 0 1 0 0 0 1 0 0 0 1 0	1 0 1 0 1 7 0 0 1 0 0 1 0 0 1 7 0 0 1 7 0 0 1 7 0 1 1 0 0 1 7 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 1 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 0 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L t FF K K VT 8 + 3 6 & 3 U U NAK V Y EM J J LF H H 85 M J CR N A 50 M M CR N N S0	FF VT d A NAK EM UF BS OS RS SO
	4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 9 4 9 4 9 5 1 5 1 5 3 5 4 5 5 6 6 5 8 6 6 5 9 5 9 5 10 1 5 1 5 5 10 5 10	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	O O 1 1 O 1 0 1 0 O 1 0 0 0 O 0 1 1 0 O 0 1 1 0 1 1 0 1 1 1 1 0 1 1 1 0 1 1 0 1 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1	1 0 1 0 0 1 1 0 1 1 0 1 0 0 1 1 0 1 1 0 1 0 0 1 1 0 1 1 0 1 0 1 1 0 1 0 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L L FF K N VT 8 1 3 6 8 3 U U NAK V Y EM J J LF H H 85 M J CR N A 50 M M CR N N \$0 7 5 5 5	FF VT 0 8 NAX: EM LF 85 GS FS 28 SO
	4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 10 5 1 5 2 5 5 5 5 5 5 5 5 5 7 5 8 5 9 5 1 6 2	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 1 1 0 1 0 1 0 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0	1 0 1 0 0 1 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1	Image: constraint of the sector of	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L L FF K N VT 8 I 3 6 A 6 U U NAK V Y EM J J LF H H 85 M J CR N A 50 M M CR N N S0 M S0 7 7 7 5 - 5 R A DC2	FF VT 0 8 NAX EM LF 05 65
	4 3 4 4 4 5 4 6 4 7 4 8 4 10 5 1 5 2 5 3 5 4 5 7 5 6 5 7 5 8 5 9 5 1 6 2 6 3 6 3	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 1 1 0 1 0 1 0 1 0 0 0 0 1 1 0 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 0 1 1 1	N N	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L L FF K K VT 8 I SF G A 6 U U NAK V Y EM J LF H H 85 M J CR N A S0 M M CR N N S0 N N S0 7 7 5 ∞ 5 R R DC2 7 DC4 F F ACK	FF VT G & NAX EM LF 85 GS RS QS SD - -
	4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 10 5 1 5 2 5 3 5 6 5 7 5 8 5 9 5 10 6 1 6 3 6 4 6 5	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 1 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 1 0 1 0 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1	0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 1 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L t FF K K VT B I S G & 6 U U NAK V Y 6M J J CR M H BS M J CR N A S0 M M CR N N S0 7 . 7 5 . 5 R R DC2 T T DC4 F F ACK G G BEL	FF VT & NAX & NAX EM LF 85 GS SS SS DC2 DC4 ACK ØEL
	4 3 4 4 4 5 4 6 4 7 4 8 4 9 4 10 5 1 5 2 5 3 5 6 5 7 5 8 5 9 5 10 6 7 5 9 5 10 6 3 6 4 6 5 6 6 6 6	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 0 1 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 1 0 1 1 0 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 0 1 0 1 0 1 0 0 0 1	1 0 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 1 0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L t FF K K VT B i 3 G & 6 U U NAK V Y €M J J LF H H 85 M J CR N A 50 7 . 7 5 ~ 5 R B DC2 T T DC4 F F ACK G G BEL V V SYN B B STX	FF VT i å NAX ěM LF 88 GS SS SS OC2 DC4 ACK ØEL STX





VOL	Low Level Output Voltage	With Respect to VDD, IOL = 1.6 mA		0.4	· v
hr.	Low Level Input Current (Logic)	V_{SS} = 5.25V, V_{IN} = 0.4V (Not Including MOS Inputs), (Note 2)		-1.6	mA
tr	10–90% Output Rise Time	CL = 50 pF		1	μs
tf	90–10% Output Fall Time	C _L = 50 pF		. 1	μs
td	Delay Time Input to Output	Delay Capacitor = 0, RL = 200Ω	8 8	20	μs
ts	Delay from Strobe to Data Output	1	0.5	1.1	μs
Dtd	Delay R/C Time Delay	±25% Variation Max per Given Set of R and C	·40	80	μs
		R-Useful Range	200	680	kΩ
		C-Useful Range at Min R	0.001	0.002	μFd
Itd	Inhibit One-Shot Time Delay	±25% Variation Max per Given Set of R and C	1	30	ms
	24 C	R-Useful Range	200	680	kΩ
		C-Useful Range at Min R	0.025	0.75	μFd
Std	Strobe One Shot Time Delay	±25% Variation Max per Given Set	40	80	μs
		R-Useful Range	200	680	kΩ
	X* **	C-Useful Range at Min R	0.001	0.002	μFd
Btd	Debounce Oscillator	±25% Variation Max per Given Set	1	7	ms
	an tha thurse	R-Useful Bange	200	680	kQ.
	. 영화 전 영화 등	C-Useful Range at Min R	0.025	0.175	μFd
ISS	Supply Current	V _{SS} = 5.25V		100	mA
IGG	Bias Current	VGG = -18V	- 1 S. (5	mA

functional description

A block diagram of the MM5745 and MM5746 keyboard encoders is shown in *Figure 1*. Connection diagrams for these devices are shown on the previous page. The following discussions are based on *Figure 1*. specified with each reprogramming of the coding mask. A maximum of 78 input codes may be specified. Typically, coding takes the form of 2 out of 13 inputs.

Coded Key Inputs

MM5746

MM5745,

Thirteen MOS type coded key inputs, designated A-M can be coded in an M of N format. These codes must be

Three MOS type contact key inputs designated A, B and C can be used to debounce contact type switches.

10-11

Contact Key Inputs

functional description (Continued)

Mode Select Inputs

Two mode inputs, designated S1 and S2, are used to select any 1 of the 4 output coding modes. The binary number selections to represent a given output code mode must be specified with each reprogramming of the coding mask.

Output Data Polarity Input (MM5746 Only)

The Output Data Polarity Input, when switched from one state to the other, causes a reversal of the output data polarity. When open, the input is held high, logical "1", by an internal pull-up resistor, and the data comes through non-inverted from the output ROM.

Output Enable Input

The Output Enable Input enables the output storage latches to accept new output data and allows an output strobe to be generated. When the input is open, an internal pull-up resistor holds the input high, logical "1", and enables the output. When held low, logical "0", the output and strobe are disabled.

Debounce Oscillator R/C Input

The Debounce Oscillator R/C Input is a timing input that can eliminate closing or opening contact bounce durations of between 1 to 2 clock periods. Depending upon the length of bounce and R/C values chosen, the output will be delayed from the inputs from 1 to 14 ms. The resistor connects to V_{GG} and the Capacitor connects to V_{SS}.

Strobe One-Shot R/C Input

The Strobe One-Shot R/C Input is a timing input used to adjust the width of the delayed output strobe. The strobe width has a $\pm 25\%$ variation for a given set of R

and C. The pulse width range can be varied between 1 μ s and 10 ms. The resistor and capacitor timing elements are connected as stated for the Debounce Oscillator R/C input.

Inhibit One-Shot R/C Input

The Inhibit One-Shot R/C Input is a timing input used to disable the Encoder Chip outputs for a period of time after new data has appeared at the outputs and a strobe issued. The inhibit time is necessary to allow the Coded Key inputs to settle out after a keyswitch is depressed. The time slot is adjustable from 1-10 ms $\pm 25\%$. The recovery time is less than 100 μ s. The resistor and capacitor timing elements are connected as stated for the Debounce Oscillator R/C Input.

Delay R/C Input

The Delay R/C Input is a timing input used to determine that valid data is present at the Coded Key Inputs. Valid data must be present continuously for some period of time adjustable between 40 and 80 μ s ±25% before the data is accepted as valid data. The resistor and capacitor timing elements are connected as stated for the Debounce Oscillator R/C Input.

Contact Key Outputs

Three contact key outputs designated A–C provide bounce-free non-inverted outputs corresponding to their respective inputs.

Data Outputs

Ten Data Output lines designated B0-B9 are provided. The specific output code related to a given input code and mode must be specified with each reprogramming of the coding mask.





- N key rollover or lock out operation
 Quad mode operation
 Lock out/rollover selection under external control (option)
 Self-contained or slave oscillator circuit
- 10 output data bits available
 Outputs directly compatible with TTL/DTL or MOS logic arrays
- Output data buffer register included
 Output enable provided (option)

- External data complement control provided (option)
 External data complement control provided (option)
 Pulse or level data ready output signal provided (option)
 "Any Key Down" output provided (option)
 Externally controlled delay network provided to eliminate the
- effect of contact bounce
- Programmable coding with a single mask change
- Static charge protection on all input and output terminals
 Entire circuit protected by a layer of glass passivation

DESCRIPTION

BLOCK DIAGRAM

The General Instrument AY-5-3600 is a Keyboard Encoder containing a 3600 bit Read Only Memory and all the logic necessary to encode single pole single throw keyboard closures into a usable 10 bit code. Data, Any Key Down and Data Ready outputs are directly compatible with TTL/DTL or MOS logic arrays without the need for any special interface components. The AY-5-3600 is fabricated with <u>MTNS</u> technology and contains 5000 P channel enhancement mode transistors on a single monolithic chip.





3-23

SARE MINE AY-5-3600

CUSTOM CODING INFORMATION

The custom coding information for General Instrument's AY-5-3600 Keyboard Encoder ROM should be transmitted to General Instrument in the form of 80 column punched cards. Each ROM pattern requires 92 cards (1 title card, 1 circuit option card and 90 ROM pattern cards). (See Note 1)

If it is not possible to supply punched cards, then the Truth Table should be completed (See Note 1). However, there would be a

PIN OPTIONS

Pins 6-40 of the AY-5-3600 are permanently assigned. The func-tions assigned to pins 1-5 depend on which functional options are selected from the following:

External Clock

ROM

-requires one package pin to input an external clock source. Internal Oscillator

requires three package pins interconnected with an external

RC network to develop the clock required. Lockout/Rollover (LO/RO)

-requires one package pin to externally select N-Key Lockout or N-Key Rollover. LO = +5V, RO = GND. Complement Control (CC) -requires one package pin to externally control the logic state of the data bits (B1-B10) and, if required, the Data Ready output.

substantial savings in both the coding charge and turn-around time if punched cards were used. Upon receipt of the punched cards or the Truth Table, General Instrument will prepare a computer-generated Truth Table which will be returned to the user for verification.

NOTE 1: Card and Truth Table format available upon request.

Chip Enable (CE)

requires one package pin to control the data bits (B1-B10) and, if required, the Data Ready and Any Key Output. Any Key Output (AKO)

-requires one package pin to Indicate a key depression. Output Data Bit 10 (B10)

-requires one package pin when ten data bits are required to encode each key.

Select the pin options desired:

External Clock + 4 of the following functions OR ternal Oscillator + 2 of the following functions

LO/RO, CC, CE, AKO, BIO

The following chart lists the pin assignments according to the functions selected above:

PIN 1	PIN 2	PIN 3	PIN 4	PIN 5
External Clock	LO/RO	cc	CE	AKO
External Clock	LO/RO	CC	CE	BIO
External Clock	LO/RO	CC	AKO	BIO
External Clock	LO/RO	CE	AKO	BIO
External Clock	CC	CE	AKO	BIO

	Interr	nal Oscillator	=) ¹		LO/RO CE LO/RO AKO LO/RO BIO CC CE CC AKO CC BIO CC BIO CE AKO CE BIO AKO BIO	
LECTRICAL CHARACTER	ISTICS						
laximum Ratings*							
bb and Vos (with respect to Voc ogic input voltages (with respect torage Temperature) Ict to V _{cc}) 		-20V to + -20V to + 55°C to +15 0°C to +7	0.3V 0.3V i0°C '0°C	*Excee perman this de implied below.	ding these ratings could cause ent damage. Functional operation of vice at these conditions is not —operating ranges are specified	
$_{GG} = -12$ Volts ±1.0 Volts, V _{DD} =	GND		1				
perating Temperature (T _x)= 0	°C to +70°C	5					
24							
204121							
ECTRICAL CHARACTERIST	ICS					AY-5-3600	
Characteristics	Sym	Min	Тур"	Max	Units	Conditions	
Clock Frequency	f	10	50	100	kHz	See Block diagram footnote"	
External Clock Width		7		-	μS	tor typical R-C values	
Clock Input	Vio	Vaa	100	.15	v		
Data Inout	VII	Vcc -1.4	-	Vcc +0.3	v		
(Shift, Control, Complement Control, Lockout/Rollover, Chip Enable & External Clock) Logic "0" Level Logic "1" Level	V10 V11	Vaa Vee -1.1	1	+0.75 Vcc+0.3	v		
Shift & Control Input	Luc	76	95	120		V. = +5V	WO
X Output (Xo-Xe)	ANGC	112			-		
Logic "1" Output Current	Ixi	40 600	170 1300	400 2500	μA μA	Vour = Vcc (See Note 2) Vour = Vcc-1.3V	
	- I	900	1600	3500	μА	$V_{OUT} = V_{CC} - 2.0V$ $V_{OUT} = V_{CC} - 5V$	
		3000	6000	10000	μA	Vour = Vcc-10V	
Logic "0" Output Current	1x0	8	15 11	50 35	μA μA	$V_{out} = V_{cc}$ $V_{out} = V_{cc}$ -1.3V	
		5 2	10 5	30	μA μA	$V_{out} = V_{cc} - 2.0V$ $V_{out} = V_{cc} - 5V$	
V Insuit (V. V.)		-	0.5	5	μA	$V_{out} = V_{cc} - 10V$	
Trip Level	Vy	Vcc-5	Vcc-3	Vcc-2	v	Y Input Going Positive (See Note 2)	
Hysteresis Selected X Input Current	ΔV _Y Iys	0.5 18	0.9 36	1.4	μA	(See Note 1) V _{IN} = V _{CC}	
Selected i input current	1	14	28 25	90 80	μA μA	$V_{IN} = V_{CC} - 1.3V$ $V_{IN} = V_{CC} - 2.0V$	
Selected T input Current		13	10000	1	μA	Vin = Ver 5V	
Selected T input Current		13 6	12	60		$V_{\rm IN} = V_{\rm CC} - 10V$	
Unselected Y Input Current	lyu	13 6 9	12 1 18	60 30 50	µА µА	$V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC}$ $V_{N} = V_{CC}$	
Unselected Y Input Current	lyu	13 6 9 7 6	12 1 18 14 13	60 30 50 45 40	д д д д д	$V_{1N} = V_{CC} - 10V V_{1N} = V_{CC} V_{1N} = V_{CC} V_{1N} = V_{CC} - 1.3V V_{1N} = V_{CC} - 2.0V$	
Unselected Y Input Current	lvu	13 6 9 7 6 3	12 1 18 14 13 6 0.5	60 30 50 45 40 30 15	2 2 2 2 2 <u>2</u>	$ \begin{array}{l} V_{115} = V_{CC} - 10V \\ V_{115} = V_{CC} - 10V \\ V_{115} = V_{CC} - 1.3V \\ V_{115} = V_{CC} - 1.3V \\ V_{115} = V_{CC} - 2.0V \\ V_{115} = V_{CC} - 5V \\ V_{115} = V_{CC} - 10V \end{array} $	
Unselected Y Input Current	lyu Cisi	13 6 9 7 6 3 -	12 1 18 14 13 6 0.5 3	60 30 45 40 30 15 10	ጟጟጟጟጟዄ	$ \begin{array}{l} V_{1N} = V_{CC} - 10V \\ V_{1N} = V_{CC} - 10V \\ V_{1N} = V_{CC} - 2.0V \\ V_{1N} = V_{CC} - 2.0V \\ V_{1N} = V_{CC} - 5V \\ V_{1N} = V_{CC} - 10V \\ at 0V (All Inputs) \end{array} $	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics	lγu Cin φP	13 6 9 7 6 3 — —	12 1 18 14 13 6 0.5 3 3 3500	60 30 45 40 30 15 10	333335 B 3	$V_{1N} = V_{CC} - 10V V_{1N} = V_{CC} - 10V V_{1N} = V_{CC} - 1.3V V_{1N} = V_{CC} - 2.0V V_{1N} = V_{CC} - 5V V_{1N} = V_{CC} - 5V V_{1N} = V_{CC} - 10V at 0V (All Inputs) V = V_{CC}$	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics	lvu CιN φP	13 6 9 7 6 3 1500 200	12 1 18 14 13 6 0.5 3 3500 600	60 30 50 45 40 30 15 10 5000 1500	3333355 33	$V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 2.0V$ $V_{1N} = V_{CC} - 5V$ $V_{1N} = V_{CC} - 10V$ at 0V (All Inputs) $V = V_{CC}$ $V = V_{CC} - 5 (See Note 2)$	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics Switch Characteristics Minimum Switch Closure	ίνυ Cιn φΡ —	13 6 9 7 6 3 1500 200	12 1 18 14 13 6 0.5 3 3500 600 —	60 30 45 40 30 15 10 5000 1500 -	333355 33 1	$V_{15} = V_{CC} - 10V V_{15} = V_{CC} - 10V V_{15} = V_{CC} - 1.3V V_{15} = V_{CC} - 2.0V V_{15} = V_{CC} - 2.0V V_{15} = V_{CC} - 5V V_{15} = V_{CC} - 10V at OV (All Inputs) V = V_{CC} V = V_{CC} - 5 (See Note 2) See Timing Diagram$	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics Switch Characteristics Minimum Switch Closure Contact Closure Resistance	lvu Cι» φP — Zcc	13 6 9 7 6 3 	12 1 18 14 13 6 0.5 3 3500 600 	60 30 50 45 40 30 15 10 5000 1500 	333335 5 33 I c	$V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 2.0V$ $V_{1N} = V_{CC} - 5V$ $V_{1N} = V_{CC} - 10V$ at 0V (All Inputs) $V = V_{CC}$ $V = V_{CC} - 5 (See Note 2)$ See Timing Diagram	
Unselected Y Input Current Input Capacilance X-Y Precharge Characteristics Switch Characteristics Minimum Switch Closure Contact Closure Resistance	lyυ C(N ΦP — Zcc Zco	13 6 9 7 6 3 - - 1500 200 - 1 × 10 ²	12 1 18 14 13 6 0.5 3 3500 600 — — —	60 30 50 45 40 30 15 10 5000 1500 	ቋቋቋቋቋ ቋቋቋቋ ይ ይ ይ ብ ይ ይ ብ ይ ይ ይ ይ ይ ይ ይ ይ	$V_{1N} = V_{CC} - 10V V_{1N} = V_{CC} - 10V V_{1N} = V_{CC} - 1.3V V_{1N} = V_{CC} - 2.0V V_{1N} = V_{CC} - 5V V_{1N} = V_{CC} - 10V at 0V (All Inputs) V = V_{CC} V = V_{CC} - 5 (See Note 2) See Timing Diagram$	
Unselected Y Input Current Input Capacilance X-Y Precharge Characteristics Switch Characteristics Minimum Switch Closure Contact Closure Resistance Strobe Delay Trip Level (Pin 31)	hru Crix &P Zcc Zco Vso	13 6 9 7 6 3 - 1500 200 - 1 × 10 ⁷ Vcc-4	12 1 18 14 13 6 0.5 3 3500 600 Ycc−3	60 30 45 40 30 15 10 5000 1500 − 300 − V _{CC} −2	444444 • • • • • • • • • • • • • • • • •	$V_{1N} = V_{CC} - 10V V_{1N} = V_{CC} - 10V V_{1N} = V_{CC} - 1.3V V_{1N} = V_{CC} - 2.0V V_{1N} = V_{CC} - 5V V_{1N} = V_{CC} - 10V at OV (All Inputs) V = V_{CC} V = V_{CC} - 5 (See Note 2) See Timing Diagram$	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics Switch Characteristics Switch Characteristics Minimum Switch Closure Contact Closure Resistance Strobe Delay Trip Level (Pin 31) Hysteresis Quiescent Voltage (Pin 31)	Ive C™ ∲P Zcc Zco Vso Vso	13 6 	12 1 18 14 13 6 0.5 3 3500 600 - - - Vec=3 0.9 -5	60 50 50 45 40 30 15 10 1500 1500 300 Vcc ⁻² 4 -9	333335 5 33 - 00 >>>	$V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 2.0V$ $V_{1N} = V_{CC} - 5V$ $V_{1N} = V_{CC} - 10V$ at 0V (All Inputs) $V = V_{CC}$ $V = V_{CC} - 5 (See Note 2)$ See Timing Diagram (See Note 1) With Internal Switched Resistor	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics Switch Characteristics Minimum Switch Closure Contact Closure Resistance Strobe Delay Trip Level (Pin 31) Hysteresis Quiescent Voltage (Pin 31) Data Output (B1-B10),	Ive CIN &P Zcc Zco Vso Vso Vso	13 6 	12 1 18 14 13 6 0.5 3 3500 600 - - - - Vcc-3 0.9 -5	60 50 45 40 30 15 10 15 10 1500 1500 − V _C C ² 1.4 -9	222225525 4 2 1 0 0 v v v	$V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 5V$ $V_{1N} = V_{CC} - 5V$ $V_{1N} = V_{CC} - 10V$ at 0V (All Inputs) $V = V_{CC}$ $V = V_{CC} - 5 (See Note 2)$ See Timing Diagram (See Note 1) With Internal Switched Resistor	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics Switch Characteristics Minimum Switch Closure Contact Closure Contact Closure Resistance Strobe Delay Trip Level (Pin 31) Hysteresis Quiescent Voltage (Pin 31) Data Output (B1-B10), Any Key Down Output, Data Ready	lvu C™ ∲P Zcc Zco Vso Vso	13 6 9 7 6 3 - 1500 200 - 1 × 10 ⁷ V _{cc} - 4 0.5 -3	12 1 18 14 13 6 0.5 3 3500 600 - - - - - - - - - - - -	60 30 55 40 30 15 10 5000 1500 300 Vct_2 1.4 -9	222224242454245424242424242424242424242	$V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 5V$ $V_{1N} = V_{CC} - 5V$ $V_{1N} = V_{CC} - 5V$ $V = V_{CC} - 5 (See Note 2)$ See Timing Diagram (See Note 1) With Internal Switched Resistor	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics Switch Characteristics Minimum Switch Closure Contact Closure Resistance Strobe Delay Trip Level (Pin 31) Hysteresis Quiescent Voltage (Pin 31) Data Output (B1-B10), Any Key Down Output, Data Ready Logic "0"	lvu Gr⊨ ¢P Zcc Zco Vso Vso 	13 6 9 7 6 3 - 1 500 200 - 1 × 10 ⁷ V _{cc} - 4 0.5 - 3	12 1 18 14 13 6 0.5 3 3500 600 - - - - - - - - - - - -	60 50 50 45 40 30 15 10 5000 1500 − 300 − Vcc ⁻² 1.4 -9 .55 0.8	2222225 22 - CC >>> >>	Vis = Vcc ⁻¹ 0V Vis = Vcc ⁻¹ 3V Vis = Vcc ⁻¹ .3V Vis = Vcc ⁻¹ .3V Vis = Vcc ⁻⁵ V Vis = Vcc ⁻⁵ V Vis = Vcc ⁻⁵ V V = Vcc ⁻⁵ (See Note 2) See Timing Diagram (See Note 1) With Internal Switched Resistor Loc = .25mA Loc = 1.6mA	
Unselected Y Input Current Input Capacitance X-Y Precharge Characteristics Switch Characteristics Minimum Switch Closure Contact Closure Resistance Strobe Delay Trip Level (Pin 31) Hysteresis Quiescent Voltage (Pin 31) Data Output (B1-B10), Any Key Down Output, Data Ready Logic "0" Logic "1"	Ivu Gni P Zcc Zco Vso Vso 	13 6 - 9 7 6 3 - 1500 200 - 1×10 ⁷ V _{cc} -4 0.5 -3 - V _{cc} -1.3	12 1 18 14 13 6 0.5 3 3500 600 - - - - - - - - - - -	60 30 50 45 40 30 15 10 5000 1500 1500 − V _C C ² 1.4 −9 5.55 0.8 −	2222225 22 CC >>> >>>	$V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 10V$ $V_{1N} = V_{CC} - 1.3V$ $V_{1N} = V_{CC} - 2.0V$ $V_{1N} = V_{CC} - 5V$ $V_{1N} = V_{CC} - 10V$ at 0V (All Inputs) $V = V_{CC}$ $V = V_{CC} - 5 (See Note 2)$ See Timing Diagram (See Note 1) With Internal Switched Resistor $I_{OL} = .25mA$ $I_{OL} = 1.6mA$ $I_{ON} = .95mA$	

NOTE I.Hysteresis is defined as the amount of return required to unlatch an input. 2. Precharge of X outputs and Y inputs occurs during each scanned clock cycle.



OPERATION

The AY-5-3600 contains (see Block Diagram) a 3600 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for n key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.

The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby condition, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

scanning the key switches for key closures. When a key is depressed, a single path is completed between one output of the 9-stage ring counter (X0 thru X8) and one input of the 10-bit comparator (Y_0 -Y₀). After a number of clock cycles, a condition will occur where a lavel on the selected path to the comparator matches a lavel on the corresponding comparator input from the 10-stage ring counter. N KEY ROLLOVER

WDE

- When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still de-

pressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

N KEY LOCKOUT

• When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the text her model. last key encoded.

SPECIAL PATTERNS

SPECIAL PATTERNS — Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the AY-5-3600 ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes. The ASCII code in conjunction with internal oscillator, 10 data outputs and any key down output, is available as a standard pattern (See Figure 2).









4 000000100 5 00100 6 5 00000101 00100 7 6 000001001 00100 9 7 0000001001 00100 001001 9 000001001 00100 10 10 000001100 00100 11 00000110 12 000001100 00100 14 00000110 15 00001000 00100 16 00000100 16 000010000 0010 17 00001001 0010 18 000010001 0010 19 00001001 0010 20 00001011 0010 21 00001001 0010 23 00001011 0010 24 00001011 0010 25 000011100 0010 26 000011100 0010 27 00001001 0010 32 00010001 0011 33 00010001 0011 34 000100001 0011	00100 010000100 011000100 011000101 00101 010000110 011000101 01000100 00101 01000110 011000011 01000100 00101 01000100 011001000 011001000 00101 01000101 011001000 011001000 01001 01000101 011001010 011001010 01001 01000110 011001010 01001110 01001 01000110 011001000 01100100 01110 01000110 01100100 01100100 01110 01000110 01100100 01100100 01110 010001001 01101000 01001001 01110 010010001 01101000 01001001 0010 01001000 010101001 01001001 0010 01001000 01011000 0101100 0010 01001000 01011000 0101100 0100 01001100 01011000 0101100 0100 010010001 01011000 0101100 <	49 000110001 50 000110011 51 00011010 52 00011010 53 00011010 54 00011011 55 00011010 56 00011010 57 00011101 58 00011101 59 00011101 60 00011101 61 00011110 62 00011111 63 10000000 65 100000010 67 10000010 68 10000010 71 10000010 72 10000010 73 10000010 74 10000010 75 10000110 76 10000110 77 10000110 78 10000110 79 10000110 79 10000110 85 10001001 85 10001011 85 10001010 85 <th>001110001 001110010 001110011 00110100 00111000 00111010 00111010 00111010 00111010 00111010 00111010 00111100 00111100 00111100 00111101 00111110 00111110 00111110 00111110 00111110 00111110 00111111</th> <th>011110001 011110010 01111011 01110111 01111011 01111011 01111010 011111010 011111010 011111010 0111111</th>	001110001 001110010 001110011 00110100 00111000 00111010 00111010 00111010 00111010 00111010 00111010 00111100 00111100 00111100 00111101 00111110 00111110 00111110 00111110 00111110 00111110 00111111	011110001 011110010 01111011 01110111 01111011 01111011 01111010 011111010 011111010 011111010 0111111
1 5 R				
	రాజ్కారి సి			3-31
<u>the AY-5-3600-P</u>	RO decoderchip			
The KR3600 decoderchip sound q	uite similar to AY-5-3600 but it isn't sir	milar at all ! But it was acommon	used chip in third-party keybo	ards.
Keyboa	rd Encoder Be	KR30 KR30 KR30 Ad Only Me	600-ST 600-STD 600-PRO mory	
FEATURES Data output directly compain N Key rollover or lockout op Quad mode Lockout/rollover selection of On chip-master/slave oscill All 10 output bits available Fully buffered data outputs Output enable provided as of Data compliment control pro- Pulse or level data ready out Any key down output provid Contact bounce circuit prov- Static charge protection on Dis for Dis conservations	tible with TTL eration externally selected as option ator potion povided as option tput signal provided as an option led as an option ided to eliminate contact bounce all input/outputs CLAV_5-2600	PIN CONFIGU	RATION 40 Xe 39 Xi 38 Xi 38 Xi 38 Xi 36 Xi 35 Xi 35 Xi 35 Xi 35 Xi 35 Xi 35 Xi 36 Vec 29 Shift input	













APPLEBOX





The MM5740's clock input (CLK) is provided by a dual CONCLUSION one shot (DM9602) connected as an oscillator. A 200 kHz square wave is generated using the logic shown The example below demonstrates a keyboard/microin Figure 3. processor interface taking full advantage of the benefits of LSI technology-small size, increased reliability, fewer THE PROGRAM interconnections and much more functional capability per unit cost. These advantages may be exploited in a In addition to the three instructions given, a control wide range of man-machine or operator interaction program is necessary to pack, store and count characters systems. INITIALIZE WORD COUNT FOR 72 CHARACTERS READ 1 CHARACTER INTO ACO BITS 0 TO 7 VIA RIN 0 MASK OUT LEFT BYTE DEVICE ADORESS - AC3 ROLOON AC1 + AC0 - AC0 HAS STORE ACO IN CHARACTER BUFFER SPECIFIED BY CONTENTS OF AC2 LATCHED INDICAL YES CREVEN READ 1 CHARACTER INTO ACO BITS 0 TO 7 VIA RIN 0 MASK OUT LEFT BYTE LAST CHAR ADDRESS POINTER IN ACZ LF-NUL - ACO ADDRESS POINTER ITACR NO DECREMENT AND TEST WORD COUNT -MOVE CHARACTER TO LEFT BYTE AND COPY INTO ACI YES CR-LF - ACO HAS DATA STROBE BEEN LATCHED INDICATING KEY HAS BEEN PRESSED STORE ACO IN CHARACTER BUFFER LF = Line fe YES NUL - Null ch Note 1: AC2 contains buffer add Note 2: JC13 false indicates data RETURN tched and character may be read via RIN 0 inst FIGURE 5. Flowchart of Subroutine (READL) that Reads One Line from the Keyboard 10.24 AN-128 . TITLE TEK 1 2 0000 . ASECT 3 0700 =X1700 4 > MAIN PROGRAM 5 0700 8914 A TEK: LD 2, STADDR ; INITIALIZE MESG ADDR 6 0701 A90C A GO : ST 2, MADRES 7 0702 2914 A JSR READL READ 1 LINE & STORE 8 PUT 1 IN ACO FOR TTY LINE, O TO CONTINUE READING, 2 TO OUTPUT ALL LINES ON TTY 9 10 0703 0000 A HALT ;ENTER 0/1/2 IN ACO 11 0704 1305 A BOC 3, OUTL BITO ACO=1 OUT LINE 12 0705 1402 A BOC 4, OUTM BIT1 AC0=1 OUT MESAG 13 CONTINUE ENTERING NEXT LINE BY DEFAULT 14 0706 4A01 A AISZ 2,1 ; INCR ADDRESS PTR 15 0707 21F9 A JMP GO ; CONTINUE OUTPUT ENTIRE MESSAGE ON TTY 16 17 0708 850C A OUTM: LD 1, STADDR SETUP MESG STARTING 1, MADRES 18 0709 A504 A ST ADDRESS 19 ENTER @ AS LAST WORD FOR MESG ROUTINE IN TTY16P 20 OUTPUT LINE OR MESSAGE 0708 4A01 A OUTL : 21 AISZ 2,1 ; INCR ADDRESS 22 0708 4C00 A LI 0,0 23 070C A200 A ST 0, (2) 24 ; OUTPUT ON TTY USING MESG SR IN TTY16P PROM 25 070D 2008 A JSR **JOUTPUT ON TTY @MESG** MADRES : 26 070F =, +1 MESSAGE ADDRESS 070F 21F1 A 27 JMP GO ; READ NEXT LINE 28 29 DATA AREA 30 071i WDONT : . =. +1. ; WORD COUNT FOR KED 31 0711 00FF A HØØFF: WORD X'00FF ; MASK RT WD 0712 008D A 32 CR: WORD X1008D CR W PARITY BIT 33 0713 000A A CRLF : WORD X10D0A > 'CR-LF'







Since there are nine A lines, ten T lines and tour modes, 360 nine-bit codes are possible.

In the general application using 90 four mode keys, a 4k PROM (MM5204) should be used. If less than 64 four-mode keys are all that is required, a 2k PROM (MM5203) may be substituted. In this case, the most significant bit (B1) from the encoder is dropped and Table I addresses would go from 0–255. When programming

By careful PC board layout, the encoder/PROM prototyping system can utilize the same PC board as the final system with the PROM removed. This can be accomplished by arranging the traces so that it is possible to provide jumpers from the encoder outputs to the PROM outputs. Utilizing this approach allows for a minimum of tooling, parts counts and quick turnaround time for new designs.

TABLE I. Encoder/PROM Mapping

	KEY PO	SITION	MODE	5.0	(ENC		ER	SSE	S	T)			к (EY	COD DM C	E OI	TEN	UTS)	5
l	×	Y		B1	B 2	B 3	B 4	B9	B 5	B6	B7	88	B7	B	6 B	5 B4	B3	B2	B1	B0
ſ	1	1	Unshift	0	0	0	0	0	0	0	0	0	1	÷.,	÷.,					
ł	1	1	Shift	0	0	0	0	0	0	0	0	1								
I	1	1	Control	0	0	0	0	0	0	0	1	0	1.							
l	1	1	Shift Control	0	0	0	0	0	0	0	1	1	1.1							
	1	2	Unshift	0	0	0	0	0	0	1	0	0								
	1	2	Shift	0	0	0	0	0	0	1	0	1								
	1	2	Control	0	0	0	0	0	0	1	1	0				0	SER			
	1	2	Shift Control	0	0	0	0	0	0	1	1	1				DEI	EY	D		
l		•		÷				•					1.			C	DDE	S		
																		0		
L	9	10	Unshift	1	0	1	1	0	0	1	0	0								
l	9	10 .	Shift	1	0	1	1	0	0	1	0	1								
1	9	10	Control	1	0	1	1	0	0	1	1	0								
	9	10	Shift Control	1	0	1	1	0	0	1	1	1	1						4 -	

Encoder outputs are listed in positive true logic notation.

10-29

							мм	TAE 5740	AAC	or M	th Ta M57	40/A	AD									
MATRIX	Τ	c	оммо	N			UNS	HIFT			SHI	FT			CON	TROL		SH	IFTCC	ONTRO	OL	1
ADDRESS	81	82	83	84	89	85	86	B7	88	85	86	87	88	85	86	87	88	85	B6	87	88	
1 - 1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	0	0	1
1 2	1	1	1	1	1	1	0	1	1	1	0	1	0	-1	0	0	1	1	0	0	0	1.11
1 3	11	1	1	1	1	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	0	
1 4	11	1	1	1	1	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0	
1 5		1	1	1	0		1	1	1		1	1	0	1 2	1	0	1	1	1	0	0	
1 0					0		0			1		1	0		0	0	1		0	0	0	
1 8			;		0		ò		1	0			0			0	1	8	1	0	0	1
1 9	1 .	i	1	ò	1	1	1		;	1	1	1	0	1 i	1	0	1	1	1	0	ő	
1 10	i	1	1	o	1	l i	o	1	1	1	0	1	õ	1	ò	õ	1	i.	0	õ	ő	
2 1	1	1	1	0	1	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	ō	
2 2	1	1	1	0	1	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0	
2 3	1	1	1	0	0	1	1	1	1	1	1	1	0	. 1	1	0	1	1	1	0	0	
2 4	1	1	1	0	0	1	0	1	1	1	0	1	0	1	0	0	1	1	0	0	0	
2 5	1	1	1	0	0	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	0	
2 6		1	1	0	0	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0	
2 /		:	0	1	:		1,	1	1		.1		0	1.1	1	0	1	1	1	0	0	0.0
2 0	1.	:	0									:	0		0	0			0	0	0	
2 10	1.		ő	;		l ő	ò			0	ò		ő	ő	ò	0		0	0	0	~ i	
3 1	1	1	o	i	o	l ĭ	1	1	i	ĭ	1		õ	i	1	o	1	1	1	0	ő	
3 2	1	1	0	1	0	l î -	ò	1	1	i	ò	i	ŏ	1	ó	ŏ	1	1	o	õ	ŏ	
3 3	1	1	0	1	0	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	o I	
3 4	1	1	0	1	0	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0	
3 5	1	1	0	0	1	1	1	1	1	1	1	1	0	1	1	0	1	1	1	0	0	
3 6	1	1	0	0	1	1	0	1	1	1	0	1	0	1	0	0	1	1	0	0	0	
3 7	1	1	0	0	1	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	0	
3 8	11	1	0	0	1	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0	
3 9	12	1	0	0	0	1.1	1	1	1	1	1	1	0	1	1	0	1		1	0	0	
3 10	13	1	0	0	0		0		:	1	0	1	0	1	0	0	1	1	0	0	0	
			0	0	0					0			0	0		0		0		0		
4 3	1.	ò	1	1		1 i	1	1					ő	i i	1	0		1		0	šI	
4 4	li.	ő	1		- i -	1.	ò	1			ò		ő		ò	0			0	0	~ i	
4 5	1	o	1	1	i	o l	1	1	1	0	1	1.	ő	ò	1	ő	1	0	1	õ	ő	
4 6	1	ō	1	1	1	0	0	1	1	0	0	1	0	0	0	0	. 1	0	0	0	ő	
4 7	1	0	1	1	0	1	1	1	1	1	1	1	0	1	1	0	1	1	1	0	0	
4 8	1	0	1	1	0	1	0	- 1	1	1	0	1	0	1	0	0	1	1	0	0	0	
4 9	1	0	1	1	0	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	0	

10

me c ba			
Application other keyboa ack to the back to t		ð. If e	
notes abo ard encoderc ne keysw he dowr			55555555555555555555555555555555555555
ut keyboar chips will b vitch an			1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
d decoder c e added soo d keybo: ae			1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
hips n	5		1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0
e Part			
<u>t 1</u>	10-30	2 7	1 0 1 1 1 1 1 1 1 1 1 0 1 1
			10
			1 0 1 0
			0011000110001100011000110001100011000110001100011000110001100011000110001110000
			10
			0 1 0
			0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0
	1.1		10
			000000000000000000000000000000000000000
			000000000000000000000000000000000000000
	• .		
	-		