I read this today
In fact, the Apple II did two memory accesses per cycle, two million per second at 1MHz, with the video accessing the memory during
the first half of Φ2, and the processor during the second half, interleaving, so both could access the same memory at the same time
at full speed, with no conflicts.
Any idea from what Apple II book this is from?
Here is the webpage